



US 20060061293A1

(19) **United States**(12) **Patent Application Publication****Kobayashi et al.**(10) **Pub. No.: US 2006/0061293 A1**(43) **Pub. Date: Mar. 23, 2006**

(54) **DISPLAY UNIT, DRIVE CIRCUIT,
AMORPHOUS SILICON THIN-FILM
TRANSISTOR, AND METHOD OF DRIVING
OLED**

(30) **Foreign Application Priority Data**

Feb. 26, 2002 (JP) 2002-50171

Publication Classification

(75) **Inventors:** Yoshinao Kobayashi, Hiratsuka-shi
(JP); Takatoshi Tsujimura,
Fujisawa-shi (JP); Shinya Ono,
Yokohama-shi (JP)

(51) **Int. Cl.****G09G 3/10** (2006.01)**G09G 3/36** (2006.01)(52) **U.S. Cl.** **315/169.3; 257/72; 257/59;
345/87**

Correspondence Address:

**SCULLY SCOTT MURPHY & PRESSER, PC
400 GARDEN CITY PLAZA
SUITE 300
GARDEN CITY, NY 11530 (US)**

(73) **Assignee:** **INTERNATIONAL BUSINESS
MACHINES CORPORATION,**
ARMONK, NY

(21) **Appl. No.: 11/266,543**(22) **Filed: Nov. 3, 2005****Related U.S. Application Data**


(62) Division of application No. 10/373,475, filed on Feb. 25, 2003.

(57)


ABSTRACT

A display unit has an organic light emitting diode (OLED) 21 provided in correspondence with each of pixels and capable of emitting light by itself, a drive transistor 22 for driving the OLED 21, a twig transistor 23 which is formed so as to have a portion of an electrode of the drive transistor 22 independently formed, and which is used to detect a threshold voltage (V_{th}) of the drive transistor 22, a compensating capacitor 28 in which the threshold voltage (V_{th}) detected by the twig transistor 23 is written, a signal capacitor 27 in which a signal voltage to be supplied to the drive transistor 22 is written, a first transistor 24 provided between a data line and the signal capacitor 27, a second transistor 25 provided between the signal capacitor 27 and the compensating capacitor 28, and a third transistor 26 provided between a gate electrode and another electrode of the twig transistor 23.


(a)




[Figure 1]




[Figure 2]




[Figure 3]





[Figure 4]




[Figure 5]



[Figure 6]




[Figure 7]




[Figure 8]



(a)



(b)



[Figure 9]



DISPLAY UNIT, DRIVE CIRCUIT, AMORPHOUS SILICON THIN-FILM TRANSISTOR, AND METHOD OF DRIVING OLED

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a display unit or the like using an organic light emitting diode (OLED). More particularly, the present invention relates to a display unit or the like in which compensation is made for variation in the threshold voltage (V_{th}) of a drive transistor.

[0003] 2. Discussion of the Prior Art

[0004] An OLED (also referred to as “organic EL”) is a device in which a dc voltage is applied to a fluorescent organic compound capable of being excited in an electric field to cause the compound to emit light, and which attracts attention as a next-generation display device. This OLED is a current-driven device, and a reduction in image quality results directly from variations in drive transistors for driving the OLEDs or variations in current due to degradation. In improving the image quality, it is effective to use a method of stabilizing the current output from each drive transistor by making compensation for variation in the threshold voltage (V_{th}), i.e., the point at which a current starts flowing through the drive transistor. OLED drive systems are broadly divided into voltage-write systems and current-write systems. Circuits for V_{th} compensation in each kind of drive system have been proposed.

[0005] FIGS. 8A and 8B are diagrams for explaining a method of realizing V_{th} compensation in a conventional voltage-write system. FIG. 8A is a circuit diagram and FIG. 8B is a timing chart. Referring to the circuit diagram of FIG. 8A relating to a voltage-write system using transistors, four FETs 201 to 204 and two capacitors 205 and 206 are used to drive an OLED 200. The FET 201 is a switch provided between a data line and the capacitor 205. The FET 202 is a transistor for driving the OLED 200. The FET 203 is a switch provided between the drain and the gate of the FET 202. The FET 204 is a switch provided between the FET 202 and the OLED 200. The capacitor 205 stores a data voltage, while the capacitor 206 stores V_{th} . When the FET 203 is turned on, the drain voltage and the gate voltage of the FET 202 are equal to each other. At this time, if a voltage is applied to the drain of the FET 202, the FET 202 is fully on. If no voltage is applied to the drain of the FET 202, charge on the FET 202 escapes through the drain to finally turn off the FET 203. At this time, V_{th} remains at the gate of the FET 203.

[0006] The operation of this circuit will be described with respect to periods with reference to FIG. 8B.

[0007] First, in a period (1), signal “Select” falls to turn on the FET 201, and AZ also falls to turn on the FET 203. In the preceding period, AZB is on and, therefore, the OLED 200 is in such a state that a current flows therethrough and the drain potential V_d of the FET 202 is sufficiently high relative to the ground potential of the OLED 200. That is, the potential V_d is sufficiently low. Thus, the gate-source voltage V_{gs} of the FET 202 has been shifted sufficiently largely in the minus direction, so that the FET 202 is maintained in the on state. In this state, the potential of the OLED 200 is about V_{th} . In this period, V_{th} compensation in the OLED 200 is made.

[0008] Next, in a period (2), after AZ has fallen to turn on the FET 203, AZB rises to turn off the FET 204. A current from V_{dd} flows round to the gate of the FET 202 to heighten the potential V_{gs} until $V_{gs}=V_{th}$. When $V_{gs}=V_{th}$, the FET 202 is turned off. When AZ rises to turn off the FET 203, V_{th} is programmed in C1 and C2.

[0009] In a period (3), when a signal of a level lower by ΔV_{data} than V_{dd} is input to a Data line, the voltages stored in the capacitors 205 and 206 are changed by capacitive division.

$$V_{C2} = V_{dd} - V_{th} \quad (\text{Equation 1})$$

$$\rightarrow V_{C2} = V_{dd} - V_{th} - \frac{C1}{C1 + C2 + C_g} \cdot \Delta V_{data}$$

[0010] In a period (4), AZB becomes on and the OLED 200 emits light. The current I_{ds} flowing between the drain and source of the FET 202 is as shown by the following equation, which can be formed without the term V_{th} .

$$I_{ds} = \alpha(V_{gs} - V_{th})^2 = \alpha(\beta \times \Delta V_{data} - V_{dd})^2 \quad (\text{Equation 2})$$

[0011] In this equation,

$$\beta = \frac{C1}{C1 + C2 + C_g} \quad (\text{Equation 3})$$

[0012] FIGS. 9A and 9B are diagrams for explaining V_{th} compensation realized in a conventional current-write system. FIG. 9A is a circuit diagram and FIG. 9B is a timing chart. Referring to the circuit diagram of FIG. 9A relating to a current-write system using transistors, four FETs 211 to 214 and a capacitor 215 are used to drive an OLED 200. The FET 211 is a switch provided between a data line and the capacitor 215. The FET 212 is a transistor for driving the OLED 200. The FET 213 is a switch provided between the FET 212 and the OLED 200. The FET 214 is a switch provided between the drain and the gate of the FET 213. The capacitor 215 stores V_{th} .

[0013] The operation of this circuit will be described with respect to periods with reference to FIG. 9(b).

[0014] First, in a period (1), the FET 212 is turned off to shut off V_{dd} , thereby turning on the FETs 211 and 214. At this time, I_{data} flows through the FET 213. In a period (2), a voltage according to I_{data} is programmed in the capacitor 215. In a period (3), the FETs 211 and 214 are turned off and the FET 212 is turned on, thereby supplying V_{dd} to the FET 213 and to the OLED 200. At this time, current I_{data} is supplied to the OLED 200 according to the voltage stored in the capacitor 215.

[0015] V_{th} compensation has been made by the above-described systems. The above-described systems, however, require provision of two transistors connected in series (FETs 202 and 204 in the voltage-write system, and FETs 212 and 213 in the current-write system) between the power source V_{dd} and the OLED 200. That is, in order to detect V_{th} , it is necessary to connect two transistors in series and to use one of them for on/off control and the other for current control.

[0016] However, if the OLED 200 is driven by using an amorphous silicon (a-Si) thin-film transistor (TFT) for example, and if there is a need to cause a sufficiently large current to flow through the OLED 200, it is necessary that the TFT be large because the mobility in the amorphous silicon TFT is low and the current caused to flow there-through is limited. If each of the above-described systems is realized by using amorphous silicon TFTs, the area occupied by the transistors is considerably large. On the other hand, there is a limit to the pixel size in displays. For this reason of mounting, it is difficult to use the above-described circuit requiring a certain number of large TFTs for forming a pixel.

SUMMARY OF THE INVENTION

[0017] The present invention solves the above-described technical problem, and an object of the present invention is to suitably extract the threshold voltage (V_{th}) from an amorphous silicon TFT.

[0018] Another object of the present invention is to make compensation for variation in V_{th} while the number of transistors having large capacitance is reduced.

[0019] Still another object of the present invention is to achieve simplified control by simultaneously performing detection of V_{th} and writing of data.

[0020] The present invention is characterized in that a threshold voltage (V_{th}) of an amorphous silicon TFT which is a transistor for driving an organic light emitting diode (OLED) is extracted through a twig transistor formed by a twig electrode formed as a branch from a portion of an electrode of the amorphous silicon TFT, a compensation is made for variation in the threshold voltage (V_{th}) to prepare a control voltage which is supplied to the drive transistor. That is, a display unit to which the present invention is applied has an OLED provided in correspondence with each of pixels and capable of emitting light by itself, a drive transistor for driving this OLED, and a twig transistor which is formed so as to have a portion of an electrode of this drive transistor independently formed, and which is used to detect the threshold voltage (V_{th}) of the drive transistor.

[0021] Further, the present invention may be characterized by including a capacitor for storing the threshold voltage (V_{th}) obtained by the twig transistor, and characterized in that a control voltage prepared by correcting a supplied signal voltage on the basis of the threshold voltage (V_{th}) stored in the capacitor is supplied to the drive transistor. Further, the present invention may also be characterized by including a hold circuit for supplying the signal voltage to the OLED, and a scanning circuit for supplying a select signal for scanning to the OLED, and characterized in that timing of taking in of the threshold voltage (V_{th}) and write to the drive transistor is controlled on the basis of the select signal supplied from the scanning circuit.

[0022] A display unit to which the present invention is applied includes drive means for driving, by using an amorphous silicon TFT, an organic light emitting diode (OLED) provided in correspondence with each of pixels and capable of emitting light by itself, threshold voltage acquisition means for obtaining a threshold voltage (V_{th}) in the amorphous silicon TFT by using a twig electrode formed in the amorphous silicon TFT used by the drive means, and signal voltage supply means for supplying a control voltage

to the amorphous silicon TFT on the basis of the threshold voltage (V_{th}) obtained by the threshold voltage acquisition means.

[0023] The threshold voltage acquisition means obtains, by using the twig electrode, a gate voltage when the current flowing through the amorphous silicon TFT is sufficiently reduced from the state where the current is caused to flow through the amorphous silicon TFT. That is, an operation for reducing the current is executed by using the twig electrode. Also, it is advantageous to arrange the signal voltage supply means to prepare the control voltage by adding a newly obtained signal voltage and the threshold voltage (V_{th}) together, because compensation can be thereby made for variation in V_{th} of the amorphous silicon TFT.

[0024] On the other hand, a drive circuit to which the present invention is applied is characterized by including a drive transistor for driving a device to be driven such as an OLED or the like, which transistor is typified by an amorphous silicon TFT, a twig transistor which is formed so as to have a portion of an electrode of the drive transistor independently formed, and which is used to detect a threshold voltage (V_{th}) of the drive transistor when a current flows through the drive transistor, a compensating capacitor in which the threshold voltage (V_{th}) detected by the twig transistor is written, a signal capacitor in which a signal voltage necessary for control of the drive transistor is written, a first transistor provided between a data line and the signal capacitor, a second transistor provided between the signal capacitor and the compensating capacitor, and a third transistor provided between a gate electrode and another electrode of the twig transistor.

[0025] An amorphous silicon thin-film transistor to which the present invention is applied is characterized by including a gate electrode, amorphous silicon, a source electrode and a drain electrode which face the gate electrode with the amorphous silicon interposed therebetween, and a twig electrode formed by separating a portion of one of the source electrode and the drain electrode, and characterized in that the twig electrode is placed in such a position that a voltage closer to the corresponding voltage on the electrode before separation can be easily obtained, that the twig electrode is placed close to the electrode before separation, and that the twig electrode is an electrode forming a twig transistor for detecting a threshold voltage (V_{th}) of a transistor formed by the electrode before separation.

[0026] In another aspect of the present invention, an amorphous silicon thin-film transistor to which the present invention is applied is characterized by including a gate electrode, amorphous silicon, a source electrode and a drain electrode which face the gate electrode with the amorphous silicon interposed therebetween, and a twig electrode formed as a branch from the drain electrode and forming a twig transistor for detecting a threshold voltage (V_{th}) of a transistor formed by the gate electrode, the source electrode and the drain electrode.

[0027] A method of driving an organic light emitting diode (OLED) by an amorphous silicon TFT in accordance with the present invention includes a step of writing a signal voltage to the amorphous silicon TFT, a step of reading a threshold voltage (V_{th}) of the amorphous silicon TFT by using a twig transistor provided on the amorphous silicon TFT, and a step of supplying a control voltage to the

amorphous silicon TFT by correcting a new signal voltage on the basis of the threshold voltage (V_{th}). Specifically, the step of supplying the control voltage comprises adding the new signal voltage and the threshold voltage (V_{th}) together. Also, the step of reading the threshold voltage (V_{th}) comprises executing reading on the basis of an (N-1)th select signal precedent to an Nth select signal for supplying the control voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

[0028] **FIG. 1** is a diagram showing an active-matrix OLED display to which an embodiment of the present invention is applied;

[0029] **FIG. 2** is a diagram showing a configuration of a drive circuit used in the OLED display;

[0030] **FIGS. 3A to 3D** are diagrams showing J-hook transistors in several patterns;

[0031] **FIG. 4** is a diagram showing a drive circuit in which V_{th} compensation is made by using a J-hook parasitic transistor;

[0032] **FIG. 5** is a timing chart of drive of the drive circuit shown in **FIG. 4**;

[0033] **FIGS. 6A and 6B** are diagrams showing an example of a configuration for extracting V_{th} from an amorphous silicon TFT;

[0034] **FIGS. 7A and 7B** are diagrams showing other configurations of amorphous silicon TFTs;

[0035] **FIG. 8** is a diagram for explaining a method of realizing V_{th} compensation in a conventional voltage-write system; and

[0036] **FIG. 9** is a diagram for explaining a method of realizing V_{th} compensation in a conventional current-write system.

DETAILED DESCRIPTION OF THE INVENTION

[0037] The present invention will be described in detail with respect to an embodiment thereof with reference to the accompanying drawings.

[0038] Description of symbols

[0039] **10** . . . OLED display

[0040] **11** . . . Control circuit

[0041] **12** . . . Scanning circuit

[0042] **13** . . . Hold circuit

[0043] **20** . . . Drive circuit

[0044] **21** . . . Organic light emitting diode (OLED)

[0045] **22** . . . Drive transistor

[0046] **23** . . . Twig transistor

[0047] **24** . . . First transistor

[0048] **25** . . . Second transistor

[0049] **26** . . . Third transistor

[0050] **27** . . . Signal capacitor

[0051] **28** . . . Compensating capacitor

[0052] **31** . . . OLED

[0053] **32** . . . Drive transistor

[0054] **33** . . . Twig transistor

[0055] **34** . . . First transistor

[0056] **35** . . . Second transistor

[0057] **36** . . . Third transistor

[0058] **37** . . . Fourth transistor

[0059] **38** . . . Signal capacitor

[0060] **39** . . . Compensating capacitor

[0061] **51** . . . Gate electrode

[0062] **52** . . . Source electrode

[0063] **53** . . . Drain electrode

[0064] **54** . . . Twig electrode

[0065] **55** . . . Glass substrate

[0066] **56** . . . Insulating film

[0067] **57** . . . Amorphous silicon (a-Si)

[0068] **FIG. 1** is a diagram showing an active-matrix OLED display **10** to which this embodiment of the present invention is applied. Among passive and active drive systems known as OLED drive systems, an active drive system is suitable for control of 260,000 full colors or more, for example. The active drive system requires TFT drive. TFT technology includes a method using amorphous silicon (a-Si) and a method using low-temperature polysilicon. In this embodiment, an active-matrix OLED display **10** using an amorphous silicon TFT is formed in accordance with the present invention. This OLED display **10** has, for drive of an m ' n array dot-matrix display panel, a control circuit **11** which processes a supplied video signal to output control signals to driver circuits while timing the outputs as required, a scanning circuit **12** which supplies select signals (address signals) to scanning lines Y1 to Yn on the basis of the control signal from the control circuit **11**, a hold circuit **13** which supplies data signals to data lines X1 to Xm on the basis of the control signal from the control circuit **11**, and drive circuits **20** which are provided in correspondence with m ' n pixels, and which are controlled through the select signal from the scanning circuit **12** and the data signal from the hold circuit **13**. The OLED display **10** may be grasped as a display unit which includes a circuit for generating the video signal supplied to the control circuit **11**.

[0069] **FIG. 2** is a diagram showing a configuration of the drive circuit **20** used in the OLED display **10**. The drive circuit **20** shown in **FIG. 2** is constituted by an organic light emitting diode (OLED) **21** using an organic compound in a light emitting layer, five transistors (**22** to **26**), and two capacitors (**27**, **28**). The transistors in the drive circuit **20** are a drive transistor **22** formed of an amorphous silicon (a-Si) TFT provided as a large transistor for driving the OLED **21**, a twig transistor **23** which has a source electrode, a gate electrode, etc. in common with the drive transistor **22**, and which has only a drain electrode as its independent portion, a first transistor **24** provided between a data line and a signal capacitor **27**, a second transistor **25** provided between the

data line side of the signal capacitor 27 and ground (GND), and a third transistor 26 provided between the gate and the drain of the twig transistor 23. The capacitors in the drive circuit 20 are the signal capacitor 27 in which a control voltage necessary for control of the drive transistor 22 is written, and a compensating capacitor 28 which has a capacitance about twice that of the signal capacitor 27, and in which a threshold voltage (V_{th}), i.e., a point at which a current starts flowing through the drive transistor 22 is stored.

[0070] In field-effect transistors (FETs) in general, the relationship between gate-source voltage V_{GS} and drain current I_D is expressed by a second-power curve. However, the threshold voltage (V_{th}) becomes shifted with time during the life. If the original gate-source voltage is V_{GS0} , gate-source voltage $V_{GS'}$ is obtained as

$$V_{GS'} = V_{GS0} + V_{th}$$

in a certain time period. Therefore, compensation can be made for the amount of this shift if this V_{th} can be correctly computed and if the transistor can be driven by adding the corresponding voltage. The threshold voltage (V_{th}) is a voltage indicating the point at which the amount of charge controlled through the gate voltage becomes prevailing over the amount of charge in the semiconductor. As causes of this V_{th} shift, jumping of electrons into the gate insulating film when electrons flow through the channel and electrification of Si due to cutting of Si bonds caused by electrons flowing through the channel can be mentioned.

[0071] The drive transistor 22 is increased in width to enable a large current to flow therethrough, and has a special large-width shape for enabling a current to flow uniformly, e.g., a J-hooked shape (described below) such as to surround an output pin. For example, in this embodiment, the twig transistor 23 is provided in a portion in such a J-hooked shape. The twig transistor 23 has only the drain formed independently at an end or intermediate position in the J-hooked portion of the drive transistor 22. It is expected that the value of V_{th} of the drive transistor 22 and the value of V_{th} of the twig transistor 23 can be made equal to each other. However, there is no need to cause a large current such as that in the drive transistor 22 to flow through the twig transistor 23.

[0072] The drive transistor 22 formed of an amorphous silicon TFT becomes charged with time due to jumping of electrons into the film adjacent to the channel when electrons move in the channel, destruction of silicon, etc., as mentioned above, and has its threshold voltage (V_{th}) thereby shifted during its life. Therefore there is a need to detect the amount of this shift and to drive the TFT by applying corresponding additional voltage. In this embodiment, the twig transistor 23 is used to enable a voltage closer to the drain voltage of the drive transistor 22 to be extracted. That is, while a large current caused to flow through the OLED 21 is flowing through the drive transistor 22, V_{th} can be extracted from the twig transistor 23 branching from a portion of the drive transistor 22. In this manner, V_{th} of the large drive transistor 22 provided in the path for the OLED 21 can be measured with accuracy without using a plurality of large transistors.

[0073] Since the current flowing through the drive transistor 22 relates to $(V_s - V_{th})^2$, a method of monitoring the

gate voltage of the drive transistor 22 when the current is sufficiently reduced from the state where the current is caused to flow through the drive transistor 22 is used for detection of V_{th} . In this embodiment, the concept of novel twig transistor 23 is introduced for this current reducing operation.

[0074] The first transistor 24 is turned on at the time of writing of a signal. When the first transistor 24 is turned on, a signal voltage enters the signal capacitor 27. When the first transistor 24 is turned off, data existing at the moment at which the first transistor 24 is turned off is held in the signal capacitor 27.

[0075] When the second transistor 25 is off, the signal capacitor 27 and the compensating capacitor 28 are in a state of being disconnected from each other. When the second transistor 25 is turned on, a voltage equal to weighted means of the voltage across the capacitor 27 and the voltage across the capacitor 28 in the preceding state is set across each of the capacitors 27 and 28. Weighting for obtaining the weighted means is determined by the ratio of the capacitances of the two capacitors. For example, if the capacitance ratio of the signal capacitor 27 and the compensating capacitor 28 is 1:2, the voltage after turning on of the second transistor 25 is

$$V_{average} = (\frac{1}{3}) \times V1 + (\frac{2}{3}) \times V2$$

where $V1$ is the signal voltage and $V2$ is the voltage V_{th} .

[0076] When the third transistor 26 is turned on, charge on the gate of the twig transistor 23 is gradually released through the drain of the twig transistor 23. The twig transistor 23 is thereby turned off. The gate voltage at this time is V_{th} . Simultaneously, the drive transistor 22 is turned off. If the twig transistor 23 is already in the shut-off state when the third transistor 26 is turned on, detection of V_{th} is not performed.

[0077] The operation of the drive circuit 20 shown in FIG. 2 will now be described.

[0078] As a first process, a data write cycle (V_{th} detection cycle) will first be described. In a state where

[0079] first transistor 24 is on,

[0080] second transistor 25 is off, and

[0081] third transistor 26 is on,

[0082] the drain current I_d of the twig transistor 23 asymptotically approaches 0 and becomes approximately equal to 0 in about 10 μ sec. In the drive transistor 22, I_d asymptotically approaches 0 in proportion to I_d of the twig transistor 23. At this time, a signal voltage is written to the signal capacitor 27. In the compensating capacitor 28, the voltage V_{th} of the twig transistor 23 is written and detected.

[0083] As a second process, a pause will next be described. When writing of the signal voltage is completed and when the detection of V_{th} is completed, conditions where

[0084] first transistor 24 is off,

[0085] second transistor 25 is off, and

[0086] third transistor 26 is off,

[0087] are set, that is, all the first to third transistors are turned off to fix the voltages. At this time $I_d=0$ in the twig transistor 23; $I_d=0$ in the drive transistor 22; the signal voltage exists in the signal capacitor 27; and the voltage V_{th} of the twig capacitor 23 exists in the compensating capacitor 28. The second process is inserted between the above-described first process and a below-described third process to prevent racing which is caused when the first and second transistors 24 and 25 or the second and third transistors 25 and 26 are simultaneously turned on.

[0088] Finally, in the third process, the second transistor 25 is turned on to add the signal voltage and V_{th} together. The added voltage is obtained as a gate control voltage for the drive transistor 22. That is,

[0089] first transistor 24 is off,

[0090] second transistor 25 is on,

[0091] third transistor 26 is off,

[0092] $I_d=0$ in twig transistor 23, and

[0093] $I_d=I_s$ in drive transistor 22,

[0094] At this time,

$$(\frac{1}{3}) \times (\text{signal voltage}) + (\frac{2}{3}) \times V_{th}$$

is written to each of the signal capacitor 27 and the compensating capacitor 28.

[0095] The operation in an initial state will now be described.

[0096] In an initial state, since the voltage across the compensating capacitor 28 is supposed to be 0 V, no current flows through the drive transistor 22. The following is a description of a mechanism for enabling a current to gradually start flowing through the drive transistor 22 from this state.

[0097] In the initial state, signal voltage V_s exists in the signal capacitor 27 and the voltage V_c across the compensating capacitor 28 is 0 V. By a first write, a voltage shown by

$$V = (\frac{1}{3}) \times V_s + (\frac{2}{3}) \times V_c = (\frac{1}{3}) \times V_s$$

is written to the compensating capacitor 28. If this voltage is higher than V_{th} , the signal voltage and V_{th} are combined at the time of the second write and after the second write.

[0098] In a transient state, by the second or n th voltage write, a voltage shown by

$$V_c = V_s \times (1 - (\frac{2}{3})^n)$$

is given to the compensating capacitor 28. In this way the voltage V_c of the compensating capacitor 28 gradually approaches V_s . By writing repeatedly a certain number of times, the drive transistor 22 becomes conductive. Once the drive transistor 22 becomes conductive, V_{th} compensation is thereafter made.

[0099] Finally, in a steady state, signal voltage V_s is applied to the signal capacitor 27 and voltage V_{th} is set across the compensating capacitor 28. When the second transistor 25 is turned on, a voltage corresponding to the sum of weighted V_{th} and signal voltage V_s as shown by

$$V_c = (\frac{1}{3}) \times V_s + (\frac{2}{3}) \times V_{th}$$

remains in the compensating capacitor 28 to be used as a voltage for control of the drive transistor 22 which is a large transistor for driving the OLED 21.

[0100] A soft start of the drive transistor 22 is made as described above to avoid causing an excessive load on the drive transistor 22. If the drive transistor 22 is turned completely on before detection of V_{th} , measurement of V_{th} can be performed from the first write. However, a surge current may be thereby caused to impose an excessive load on the OLED 21 and the drive transistor 22. Moreover, since the OLED 21 lights when the surface current flows, the range of gradation from a dark portion relating to image quality is limited to about 1000 times the lowest level. There is a possibility that this deterioration in gradation will be considered a problem in future. The above-described method makes it possible to cope with such a problem. A drive circuit using a J-hook type of parasitic transistor will next be described.

[0101] FIGS. 3A to 3D are diagrams showing J-hook transistors in several patterns. In this embodiment, a transistor D1 for causing a large current and a twig transistor D2 for detecting V_{th} can be formed by using one of these J-hook transistors. As shown in FIGS. 3A to 3D, each J-hook transistor is increased in width to enable a large current to flow therethrough, and has a special J-hooked shape such as to surround an output pin, which shape is selected to enable a current to flow uniformly. In this embodiment, a source electrode and a gate electrode in the J-hook transistor are formed as common electrodes for transistors D1 and D2, and the transistor D2 is formed by forming a portion of the drain electrode of the transistor D1 as an independent portion. In the J-hook transistor shown in FIG. 3(a), the twig transistor D2 is formed at an end of the transistor D1. In the J-hook transistor shown in FIG. 3B, a twig transistor D2 is formed at an intermediate position in a transistor D1, and a transistor D1' is thereby separated from the transistor D1. In the J-hook transistor shown in FIG. 3C, two twig transistors D2 and D2' are formed at intermediate positions in a transistor D1, and transistors D1' and D1'' are separately formed. In the J-hook transistor shown in FIG. 3D, three twig transistors D2, D2', and D2'' are formed at intermediate positions in a transistor D1, and transistors D1', D1'', and D1''' are separately formed. If V_{th} is measured through a plurality of twig transistors D2 between transistors D1, it can be obtained with improved accuracy. However, there is a need to connect the separated portions. By considering wiring necessary for this connection, it can be said that the structure shown in FIG. 3A, in which no separated portions of the transistors D1 and D2 exist, is most preferable. A special configuration in which these amorphous silicon TFTs for driving are formed is devised to enable limitation of local degradation caused by current concentration at some portion. A twig transistor may be formed in a circular type of transistor other than the above-described J-hook transistor.

[0102] FIG. 4 is a diagram showing a drive circuit for making V_{th} compensation by using a J-hook parasitic transistor such as one of those shown in FIGS. 3A to 3D. This drive circuit is constituted by an OLED 31, six transistors (32 to 37), and two capacitors (38, 39). The transistors in the drive circuit are a drive transistor 32 which is provided as a large transistor for driving the OLED 31, and which corresponds to one of the hook-type transistors D1 (D1'/D1''/D1''') shown in FIGS. 3A to 3D, a twig transistor 33 which

has a source electrode, a gate electrode, etc. (including amorphous silicon or the like) in common with the drive transistor 32, which has only a drain electrode as its independent portion, and which corresponds to one of the transistors D2 (D2"/D2") shown in FIGS. 3A to 3D, a first transistor 34 provided between a data line and a signal capacitor 38, a second transistor 35 provided between the signal capacitor 38 and a compensating capacitor 39, a third transistor 36 provided between the gate and the drain of the twig transistor 33, and a fourth transistor 37 for causing a current to flow through the twig transistor 33. The capacitors in the drive circuit are the signal capacitor 38 in which a control voltage necessary for control of the drive transistor 32 is written, and the compensating capacitor 39 in which a threshold voltage (V_{th}), i.e., a point at which a current starts flowing through the drive transistor 32 is stored.

[0103] A "Not Select" signal for controlling the fourth transistor 37 is used to disconnect the drive transistor 32 and the twig transistor 33 from each other. When an (N-1)th select signal (N-1th Select) is on, V_{th} of the twig transistor 33 is detected. A data (Data) signal is a voltage to be written. An Nth select (Nth Select) signal is used to turn on the line for writing. (N-1)th select signal is a signal formed for read of V_{th} before the Nth write by which data is actually written.

[0104] FIG. 5 is a timing chart of drive of the drive circuit shown in FIG. 4. The operation of the drive circuits will be described with respect to periods (1) to (3) shown in FIG. 5. First, in the period (1), the second transistor 35 and the third transistor 36 are turned on by (N-1)th select A signal to start accumulating charge in the signal capacitor 38 and the compensating capacitor 39 at voltage V_{th} of the drive transistor 32 and the twig transistor 33. Since it is necessary that the gate potential of the drive transistor 32 and the twig transistor 33 be higher than V_{th} at the start of accumulation, the fourth transistor 37 is turned on by the select B signal to maintain a potential higher than V_{th} .

[0105] In the period (2), the fourth transistor 37 is turned off and the charge accumulated in the signal capacitor 38 and the compensating capacitor 39 flows to ground potential via the third transistor 36 and the twig transistor 33. This condition is maintained until the gate-source voltage V_{gs} of the twig transistor 33 becomes equal to V_{th} .

[0106] In the period (3), the Nth (write line) select A signal becomes high, the second transistor 35 and the third transistor 36 are turned off, and the first transistor 34 is thereby turned on to write data voltage V_{data} from the data line. At this time, the potential across the compensating capacitor 39 is determined by capacitive division, as shown by the following equation.

$$V_{C2} = V_{th} + \frac{C1}{C1 + C2 + C_g} \cdot V_{data} = V_{th} + \beta \cdot V_{data} = V_{gs} \quad (\text{Equation 4})$$

[0107] Accordingly, the current flowing through the drive transistor 32 becomes equal to the value independent of V_{th} , as shown by the following equation.

$$I_{ds} = \alpha(V_{gs} - V_{th})^2 = \alpha(\beta \cdot V_{data})^2 \quad (\text{Equation 5})$$

[0108] FIGS. 6A and 6B are diagrams showing a configuration for extracting V_{th} from an amorphous silicon

TFT. FIG. 6A is a top view and FIG. 6B is a cross-sectional view taken along a line A-A in FIG. 6A. Referring first to FIG. 6B, in the structure of the inverse staggered amorphous silicon TFT, a gate electrode 51 is formed on a glass substrate 55, and an insulating film 56 of SiNx or the like is formed on the gate electrode 51 and the substrate 55. A layer of amorphous silicon (a-Si) 57 is formed on the insulating film 56, and a source electrode 52 and a drain electrode 53 are formed on the amorphous silicon layer 57. A feature of this embodiment resides in that, as shown in FIG. 6A, a twig electrode 54 which is a fourth electrode subordinate to the drain electrode 53 is provided in the vicinity of the drain electrode 53. That is, in a situation where both the gate electrode 51 and the source electrode 52 are used, the drive transistor 22 or 32 shown in FIG. 2 or 4 is constituted by this drain electrode 53, while the twig transistor 23 or 33 is constituted by the twig electrode 54.

[0109] It is preferred that the twig electrode 54 be provided in the vicinity of the drain electrode 53, the twig electrode 54 be surrounded by the drain electrode 53 as completely as possible, and the voltage on the twig electrode 54 be closer to the voltage on the drain electrode 53. The voltage applied to the amorphous silicon (a-Si) 57 changes gradually, and the influence of the voltage propagates through an increasing distance. Therefore, if a structure in which the twig electrode 54 is surrounded by the drain electrode 53 is adopted, the influence of the drain electrode 53 on the twig electrode 54 can be increased to bring the voltage obtained through the twig electrode 54 closer to the voltage on the drain electrode 53.

[0110] FIGS. 7A and 7B are diagrams showing other configurations of amorphous silicon TFTs. In the configuration shown in FIG. 7A, a twig electrode 54 is placed between two L-shaped drain electrodes 53. In the configuration shown in FIG. 7B, a T-shaped twig electrode 54 is placed so that its portion is interposed between two drain electrodes 53. If drain electrode 53 and twig electrode 54 are formed in such devised shapes that they are placed closer to each other and extend adjacent to each other through an area of a maximized length in an available space, a voltage close to the voltage on the drain electrode 53 can be obtained through the twig electrode 54, thus largely improving the accuracy of measurement of V_{th} in the amorphous silicon TFT.

[0111] In this embodiment, as described above, the drive transistor 22 or 32 formed of an amorphous silicon TFT through which a large current for driving the OLED 21 or 31 is caused to flow is constructed so as to enable its threshold voltage (V_{th}) to be measured through the twig transistor 23 or 33 having the gate electrode 51, the source electrode 52, etc. in common with the drive transistor 22 or 32 and having the twig electrode 54. That is, this twig transistor 23 or 33 is used in the method of monitoring the gate voltage of the drive transistor 22 or 32 when the current is sufficiently reduced from the state where the current is caused to flow through the drive transistor 22 or 32, thus facilitating detection of V_{th} and improving the accuracy of detection of V_{th} .

[0112] A method of detecting V_{th} , for example, based on a method of connecting two transistors in series and using one of them for on/off control and the other for current control is conceivable. However, there is a problem with this method in that since the transistors are connected in series,

the area occupied by the transistors is increased and it is difficult to mount the transistors if a device such as an amorphous silicon TFT of a low electron mobility is used to carry out the method. Such a problem relating to mounting can be solved by using the twig transistor **23** or **33**. That is, in a transistor structure in one amorphous silicon TFT, a TFT structure having both a portion for detecting V_{th} and a portion for causing a current is made, thus eliminating the need for providing a plurality of large TFTs.

[0113] In this embodiment, a switched capacitor system is used to combine a detected V_{th} and a signal voltage. This system enables measurement of V_{th} and write of a signal to be performed in parallel with each other (simultaneously performs detection of V_{th} and write of data). That is, the obtained V_{th} is stored in a capacitor and the signal voltage is added to it. In this manner, simplified control and a reduction in the number of control lines can be achieved. Also, it is possible to provide a drive circuit having a shorter write time and improved current stability.

[0114] In this embodiment, the twig electrode **54** is formed in such a manner that the gate electrode **51** and the source electrode **52** are formed as common electrodes and a branch from the drain electrode **53** is formed. However, the arrangement may alternatively be such that the gate electrode **51** and the drain electrode **53** are formed as common electrodes while the source electrode **52** branches off.

[0115] According to the present invention, as described above, a threshold voltage (V_{th}) can be suitably extracted from an amorphous silicon TFT.

1.-16. (canceled)

17. A method of driving an organic light emitting diode (OLED) by an amorphous silicon TFT, comprising the steps of:

writing a signal voltage to the amorphous silicon TFT;

reading a threshold voltage (V_{th}) of the amorphous silicon TFT by using a twig transistor provided on the amorphous silicon TFT; and

supplying a control voltage to the amorphous silicon TFT by correcting a new signal voltage on the basis of the threshold voltage (V_{th}).

18. The method according to claim 17, wherein said step of supplying the control voltage comprises adding the new signal voltage and the threshold voltage (V_{th}) together.

19. The method according to claim 17, wherein said step of reading the threshold voltage (V_{th}) comprises executing reading on the basis of an (N-1)th select signal precedent to an Nth select signal for supplying the control voltage.

* * * * *

专利名称(译)	显示单元，驱动电路，非晶硅薄膜晶体管和驱动OLED的方法		
公开(公告)号	US20060061293A1	公开(公告)日	2006-03-23
申请号	US11/266543	申请日	2005-11-03
[标]申请(专利权)人(译)	国际商业机器公司		
申请(专利权)人(译)	国际商业机器公司		
当前申请(专利权)人(译)	国际商业机器公司		
[标]发明人	KOBAYASHI YOSHINAO TSUJIMURA TAKATOSHI ONO SHINYA		
发明人	KOBAYASHI, YOSHINAO TSUJIMURA, TAKATOSHI ONO, SHINYA		
IPC分类号	G09G3/10 G09G3/36 H01L51/50 G09F9/30 G09G3/20 G09G3/30 G09G3/32 G09G3/3225 G09G3/3266 G09G3/3283 G09G3/3291 H01L27/32 H01L29/417 H01L29/423 H01L29/786		
CPC分类号	G09G3/3233 G09G3/325 G09G2300/0426 G09G2300/0819 G09G2300/0842 H01L29/78669 G09G2310/06 G09G2320/043 H01L27/3244 H01L29/41733 H01L29/42384 G09G2300/0861		
优先权	2002050171 2002-02-26 JP		
外部链接	Espacenet USPTO		

摘要(译)

显示单元具有与每个像素相对应地设置并且能够自身发光的有机发光二极管 (OLED) 21，用于驱动OLED 21的驱动晶体管22，形成为具有的晶体管23的晶体管23。独立形成驱动晶体管22的电极的一部分，用于检测驱动晶体管22的阈值电压 (V_{th})，补偿电容器28，其中写入由晶体管23检测的阈值电压 (V_{th}) 信号电容器27，其中写入要提供给驱动晶体管22的信号电压，第一晶体管24设置在数据线和信号电容器27之间，第二晶体管25设置在信号电容器27和补偿电容器之间如图28所示，第三晶体管26设置在栅极和晶体管23的另一电极之间。

